Cmos scaling considerations in sub 10-nm node multiple-gate fets

No Thumbnail Available

Files

TH-5830.pdf (2.93 MB)

Date

2019

Authors

Journal Title

Journal ISSN

Volume Title

Publisher

Abstract

Description

Keywords

10-nm technology node

Citation

URI

http://10.17.50.146:4000/handle/123456789/3394

Collections

Department of Electrical Engineering

Endorsement

Review

Supplemented By

Referenced By